-24.675852 -17.407969 0.0 1.0 misc/cta.el 16776960 false -24.59492 -17.419077 0.0 3.0 misc/hilit19.el 16776960 false 33.87655 -0.34525526 0.0 41.0 ddm/dependencies 16711935 false -27.189114 51.80641 0.0 242.0 doc/todo.txt 65535 false 17.506376 47.637043 0.0 14.0 bdd/bddBdd.cpp 255 false 17.25617 48.3696 0.0 10.0 bdd/bddBdd.h 255 false 15.385637 45.001984 0.0 16.0 bdd/bddConfig.cpp 255 false 19.205454 -16.15309 0.0 14.0 ana/anaRegInputErrorState.h 65280 false -6.579622 -9.589524 0.0 7.0 ana/anaRegInstrPrintBddEstim.h 65280 false 63.40781 -71.419136 0.0 28.0 ana/anaRegState.h 65280 false 23.477392 39.475533 0.0 34.0 bdd/bddAutomaton.h 255 false -9.876114 -10.741982 0.0 16.0 bdd/bddCommunicationGraph.h 255 false -9.488074 -9.94234 0.0 8.0 bdd/bddCommunicationGraphNode.h 255 false -5.3887715 -13.266495 0.0 37.0 cta/ctaModule.cpp 16711680 false -7.5104256 -15.963064 0.0 10.0 cta/ctaModule.h 16711680 false 2.2276332 -18.978249 0.0 26.0 cta/ctaYacc.y 16711680 false 41.09662 -6.7578697 0.0 19.0 cta/reprAutomaton.h 16711680 false 49.850933 -19.734007 0.0 36.0 ddm/ddmAutomaton.h 16711935 false 17.714178 9.363426 0.0 24.0 example/bdd/ManufacturingPlant.cta 8421504 false -4.6298313 -20.879017 0.0 13.0 cta/rabbit.cpp 16711680 false -9.8275795 -23.537594 0.0 27.0 cta/utilCmdLineOptions.cpp 16711680 false -10.429122 -22.804558 0.0 12.0 cta/utilCmdLineOptions.h 16711680 false 22.166344 36.516823 0.0 77.0 bdd/bddAutomaton.cpp 255 false 17.250309 44.854916 0.0 15.0 bdd/bddSymTab.h 255 false 26.755938 11.907405 0.0 27.0 bdd/dependencies 255 false 30.569094 3.256659 0.0 21.0 cta/dependencies 16711680 false 68.33305 -79.102135 0.0 24.0 ana/anaRegReachForward.h 65280 false 15.955192 46.625893 0.0 5.0 bdd/Makefile 255 false 13.550318 5.3551593 0.0 8.0 cta/Makefile 16711680 false 15.451822 24.236956 0.0 4.0 cta/utilTime.cpp 16711680 false 1.7646098 10.152696 0.0 2.0 cta/utilTime.h 16711680 false 30.150738 19.52672 0.0 38.0 Makefile 16776960 false -7.7793393 5.9046793 0.0 15.0 ana/anaObject.h 65280 false 2.1952267 -10.004161 0.0 19.0 ana/anaSecReachability.h 65280 false 12.53993 -0.14081389 0.0 15.0 cta/ctaAutomaton.cpp 16711680 false 13.682186 -7.3415847 0.0 3.0 cta/ctaAutomaton.h 16711680 false 10.963299 -9.228803 0.0 6.0 cta/ctaRestNot.h 16711680 false 16.182775 -5.8547196 0.0 8.0 cta/ctaState.cpp 16711680 false 16.333696 -6.8688097 0.0 5.0 cta/ctaState.h 16711680 false 11.5775385 -8.490375 0.0 3.0 cta/ctaSynchronisation.cpp 16711680 false 10.257249 -8.030906 0.0 2.0 cta/ctaSynchronisation.h 16711680 false -5.3141227 -23.792007 0.0 12.0 cta/ctaSystem.cpp 16711680 false 11.803534 -9.543935 0.0 13.0 example/bdd/RailRoad.cta 8421504 false 68.99693 -72.6749 0.0 13.0 ana/anaRegInstr.h 65280 false 14.859224 -3.7790132 0.0 5.0 cta/ctaConfigState.cpp 16711680 false 14.521695 -11.559623 0.0 6.0 cta/ctaConfigState.h 16711680 false 42.345985 -15.644086 0.0 16.0 cta/reprConfig.h 16711680 false 12.621475 -1.2419335 0.0 2.0 cta/ctaRestFalse.h 16711680 false 72.825935 -68.50231 0.0 12.0 ana/anaBool.h 65280 false 74.03824 -69.04378 0.0 15.0 ana/anaBoolEmpty.h 65280 false 73.775185 -70.14215 0.0 14.0 ana/anaBoolEqual.h 65280 false 74.55094 -69.895004 0.0 14.0 ana/anaBoolInclusion.h 65280 false 70.289696 -76.96697 0.0 19.0 ana/anaRegion.h 65280 false 13.616192 -11.164648 0.0 2.0 cta/ctaRestRel.h 16711680 false 13.688738 -11.320111 0.0 2.0 cta/ctaRestriction.cpp 16711680 false 14.172853 -10.571127 0.0 3.0 cta/ctaSet.h 16711680 false 17.543081 -11.152413 0.0 5.0 cta/ctaTransition.h 16711680 false 15.311608 -8.416953 0.0 3.0 cta/ctaConfiguration.h 16711680 false 16.045397 -9.072354 0.0 4.0 cta/ctaHyTechPrinter.cpp 16711680 false 14.322839 -9.885086 0.0 2.0 cta/ctaString.h 16711680 false 66.12799 -77.87161 0.0 26.0 ana/anaRegNot.h 65280 false 17.063965 11.5760565 0.0 1.0 doc/codeerzeugung.txt 65535 false 18.275888 42.738266 0.0 27.0 bdd/bddConfig.h 255 false -25.439808 -5.360916 0.0 5.0 example/ddm/GasBurner.cta 8421504 false 72.07479 -74.81988 0.0 12.0 ana/anaRegDifference.h 65280 false 70.01918 -73.75138 0.0 14.0 ana/anaRegInstrAssign.h 65280 false 72.24161 -69.6202 0.0 15.0 ana/anaRegInstrIf.h 65280 false 68.48805 -71.83523 0.0 16.0 ana/anaRegInstrPrint.h 65280 false 72.70538 -71.54763 0.0 13.0 ana/anaRegInstrWhile.h 65280 false 70.35883 -78.37206 0.0 18.0 ana/anaRegIntersect.h 65280 false 67.71563 -75.68197 0.0 21.0 ana/anaRegLinConstraint.h 65280 false 71.53076 -80.14879 0.0 20.0 ana/anaRegPost.h 65280 false 70.50713 -80.98101 0.0 20.0 ana/anaRegPre.h 65280 false 69.76153 -79.75254 0.0 22.0 ana/anaRegReachBackward.h 65280 false 71.50581 -77.69385 0.0 18.0 ana/anaRegSymbol.h 65280 false 71.71981 -78.82676 0.0 17.0 ana/anaRegUnion.h 65280 false -32.247498 4.712928 0.0 2.0 ana/anaSecSimulation.h 65280 false 1.8978345 -19.872513 0.0 10.0 cta/ctaLex.l 16711680 false 6.871894 20.159391 0.0 3.0 doc/CodingStandard.txt 65535 false 51.097225 -25.129704 0.0 40.0 ddm/ddmAutomaton.cpp 16711935 false -29.59265 21.02607 0.0 11.0 sim/fertanl.h 16776960 false -29.009392 20.655514 0.0 1.0 sim/io.h 16776960 false -29.00217 20.758926 0.0 3.0 sim/pcdriver.h 16776960 false -15.308738 20.728344 0.0 1.0 sim/libwsock32.a 16776960 false -12.15279 20.591555 0.0 3.0 sim/server.cpp 16776960 false 28.49379 24.834797 0.0 26.0 ddm/Makefile 16711935 false -1.2529497 8.672291 0.0 10.0 1readme.txt 16776960 false 2.8286846 19.151405 0.0 2.0 cta-db/chkstyle 16776960 false 2.8886626 19.090317 0.0 2.0 cta-db/emacs-config-file 16776960 false 2.7468054 18.97889 0.0 2.0 ddm/bzero.c 16711935 false 2.8160028 18.73419 0.0 3.0 ddm/ddm.proj 16711935 false 2.8664887 19.011248 0.0 2.0 ddm/ideas 16711935 false 2.8368168 18.945717 0.0 2.0 ddm/mrk/Makefile 16711935 false 2.9547422 19.04452 0.0 2.0 ddm/mrk/dependencies 16711935 false 2.3999295 19.476192 0.0 3.0 doc/doku.txt 65535 false 44.9031 -5.283047 0.0 6.0 example/refine/RefineSimple.cta 8421504 false 13.913903 -6.3882217 0.0 1.0 cta/cta-db.proj 16711680 false 4.450624 -12.49716 0.0 2.0 cta/ctaComponent.cpp 16711680 false 4.1009784 -12.722282 0.0 2.0 cta/ctaComponent.h 16711680 false 15.766807 -7.8597703 0.0 2.0 cta/ctaConfigAnd.h 16711680 false 13.249904 -5.007206 0.0 3.0 cta/ctaConfigLinRest.h 16711680 false 15.682439 -7.751938 0.0 2.0 cta/ctaConfigOr.h 16711680 false 13.507506 -6.136 0.0 1.0 cta/ctaConfiguration.cpp 16711680 false 13.542143 -6.0686097 0.0 1.0 cta/ctaErrMsg.h 16711680 false 13.656049 -6.0772595 0.0 1.0 cta/ctaExprConst.h 16711680 false 13.329715 -6.458607 0.0 1.0 cta/ctaExprNegation.h 16711680 false 13.384015 -6.2322097 0.0 1.0 cta/ctaExprPlus.h 16711680 false 13.783985 -6.1404953 0.0 1.0 cta/ctaExprVar.cpp 16711680 false 15.555885 -7.5958796 0.0 2.0 cta/ctaExprVar.h 16711680 false 15.394095 -7.60631 0.0 2.0 cta/ctaExpression.h 16711680 false 13.589877 -6.0578475 0.0 1.0 cta/ctaGrammar.l 16711680 false 17.148607 14.781591 0.0 4.0 cta/ctaGrammar.txt 16711680 false 13.408208 -6.155357 0.0 1.0 cta/ctaHyTechPrinter.h 16711680 false 8.511532 13.275817 0.0 4.0 cta/ctaInstantiation.cpp 16711680 false 13.450034 -6.070813 0.0 1.0 cta/ctaInstantiation.h 16711680 false 13.2972765 -6.372689 0.0 1.0 cta/ctaMap.h 16711680 false 13.286641 -6.3311033 0.0 1.0 cta/ctaObject.cpp 16711680 false 13.918902 -6.307676 0.0 1.0 cta/ctaObject.h 16711680 false 4.238768 -12.638959 0.0 2.0 cta/ctaParser.h 16711680 false -9.988812 -6.869408 0.0 2.0 cta/ctaRelOp.h 16711680 false 13.284414 -6.2610674 0.0 1.0 cta/ctaRestAnd.h 16711680 false 13.710608 -6.025053 0.0 1.0 cta/ctaRestOr.h 16711680 false 13.66166 -5.9849057 0.0 1.0 cta/ctaRestRel.cpp 16711680 false 13.308597 -6.1454663 0.0 1.0 cta/ctaRestTrue.h 16711680 false 13.80571 -6.080257 0.0 1.0 cta/ctaRestriction.h 16711680 false 13.903389 -6.200418 0.0 1.0 cta/ctaScanner.h 16711680 false 13.901365 -6.1194797 0.0 1.0 cta/ctaSetPointer.h 16711680 false 13.770577 -5.965179 0.0 1.0 cta/ctaString.cpp 16711680 false 13.472457 -5.9849844 0.0 1.0 cta/ctaStringGNU.h 16711680 false 13.568935 -5.935973 0.0 1.0 cta/ctaStringSTL.h 16711680 false 3.7086606 -17.13156 0.0 2.0 cta/ctaSystem.h 16711680 false 18.779125 -10.93049 0.0 2.0 cta/ctaTransition.cpp 16711680 false 13.365341 -6.037035 0.0 1.0 cta/ctaVectorOfPointer.h 16711680 false 54.222076 -43.1653 0.0 9.0 ddm/ddmXPoly.h 16711935 false 56.2012 -38.763046 0.0 12.0 ddm/ddmConfigPair.cpp 16711935 false 55.66335 -37.85886 0.0 15.0 ddm/ddmConfigPairList.cpp 16711935 false 53.133617 -43.90505 0.0 7.0 ddm/ddmRegion.h 16711935 false 52.766693 -41.57585 0.0 11.0 ddm/ddmXPoly.cpp 16711935 false 54.636326 -48.96278 0.0 6.0 ddm/ddmPoly.cpp 16711935 false 48.391888 -25.20098 0.0 22.0 ddm/ddmConfig.cpp 16711935 false 46.628544 -24.007559 0.0 24.0 ddm/ddmConfig.h 16711935 false -29.534323 45.8206 0.0 39.0 doc/done.txt 65535 false 71.10038 -72.55152 0.0 9.0 ana/anaRegInstrSeq.h 65280 false 15.435125 -20.342556 0.0 1.0 ddm/main/main1.cc 16711935 false 15.374238 -20.318672 0.0 1.0 ddm/main/main10.cc 16711935 false 15.398903 -20.138678 0.0 1.0 ddm/main/main11.cc 16711935 false 15.33336 -20.21766 0.0 1.0 ddm/main/main12.cc 16711935 false 15.465729 -20.093098 0.0 1.0 ddm/main/main2.cc 16711935 false 15.5232315 -20.30585 0.0 1.0 ddm/main/main3.cc 16711935 false 15.530994 -20.190048 0.0 1.0 ddm/main/main4.cc 16711935 false 15.565196 -20.178572 0.0 1.0 ddm/main/main5.cc 16711935 false 15.386585 -20.185682 0.0 1.0 ddm/main/main6.cc 16711935 false 15.48495 -20.135502 0.0 1.0 ddm/main/main7.cc 16711935 false 15.561247 -20.211788 0.0 1.0 ddm/main/main8.cc 16711935 false 15.279006 -20.257751 0.0 1.0 ddm/main/main9.cc 16711935 false 15.332629 -20.240229 0.0 1.0 ddm/tst/tst1 16711935 false 15.48427 -20.06235 0.0 1.0 ddm/tst/tst2 16711935 false 15.324022 -20.181465 0.0 1.0 ddm/tst/tst3 16711935 false 15.573345 -20.156162 0.0 1.0 ddm/tst/tst3_1 16711935 false 15.370963 -20.306707 0.0 1.0 ddm/tst/tst3_2 16711935 false 15.542785 -20.118937 0.0 1.0 ddm/tst/tst4 16711935 false 15.35268 -20.095278 0.0 1.0 ddm/tst/tst5 16711935 false 15.412913 -20.071861 0.0 1.0 ddm/tst/tst6 16711935 false 54.92476 -41.27766 0.0 8.0 ddm/ddmRegion.cpp 16711935 false 56.51262 -45.43192 0.0 5.0 ddm/ddmState.cpp 16711935 false -12.260714 53.250576 0.0 4.0 regression/Railroad-dos.cta.log 16776960 false -12.060861 53.10184 0.0 4.0 regression/Signaltest1.cta.log 16776960 false -12.170647 53.02985 0.0 4.0 regression/Signaltest2.cta.log 16776960 false -12.231561 52.908447 0.0 4.0 regression/Signaltest3.cta.log 16776960 false 52.529198 -40.34158 0.0 7.0 ddm/ddmAutomatonOstream.cpp 16711935 false 52.345497 -39.88642 0.0 6.0 ddm/ddmAutomatonOstream.h 16711935 false 67.18651 -65.74774 0.0 7.0 ana/anaRegInitial.h 65280 false 58.62903 -47.37501 0.0 4.0 ddm/ddmConfigPairList.h 16711935 false 31.441809 -44.44953 0.0 1.0 cta/reprNUMBER.h 16711680 false 53.90789 -48.9342 0.0 6.0 ddm/ddmConstraints.cpp 16711935 false 56.770523 -52.128895 0.0 4.0 ddm/ddmDualVec.cpp 16711935 false 58.52511 -54.594368 0.0 3.0 ddm/ddmDualVec.h 16711935 false 54.008007 -49.710526 0.0 5.0 ddm/ddmRays.cpp 16711935 false 4.7564955 -36.71452 0.0 4.0 ddm/ddmVecPlain.cpp 16711935 false 4.6516848 -36.97044 0.0 3.0 ddm/ddmVecPlain.h 16711935 false -28.522366 -22.650562 0.0 6.0 ddm/ddmVecSTL.cpp 16711935 false -26.521109 -25.30015 0.0 6.0 ddm/ddmVecSTL.h 16711935 false 50.90976 -34.160408 0.0 3.0 cta/reprAutomatonOstream.h 16711680 false 55.05826 -49.292255 0.0 5.0 ddm/ddmConstraints.h 16711935 false 51.2625 -34.056732 0.0 2.0 cta/ctaIntSet.h 16711680 false 57.659935 -48.995544 0.0 4.0 ddm/ddmTraces.h 16711935 false 20.109617 43.50573 0.0 2.0 cta/reprObject.h 16711680 false 74.71408 -67.60114 0.0 7.0 ana/anaBoolIsReachable.h 65280 false 53.043358 -40.076637 0.0 7.0 ddm/ddmConfigPair.h 16711935 false 7.1417837 -10.386221 0.0 4.0 example/bdd/ProductionCell.cta 8421504 false 7.5351753 -10.884826 0.0 5.0 example/bdd/XOR10.cta 8421504 false 7.425029 -11.115598 0.0 4.0 example/bdd/XOR2.cta 8421504 false 7.3887463 -10.980752 0.0 4.0 example/bdd/XOR3.cta 8421504 false 7.2920566 -11.041349 0.0 4.0 example/bdd/XOR5.cta 8421504 false 57.26092 -6.821877 0.0 2.0 example/refine/RefineFischer2.cta 8421504 false 57.11067 -6.066659 0.0 8.0 example/refine/RefineTest.cta 8421504 false 57.267303 -8.371226 0.0 3.0 example/refine/FischerX.cta 8421504 false 56.48669 -10.614196 0.0 9.0 example/refine/MutexSync.cta 8421504 false 55.307297 -33.57721 0.0 6.0 ddm/ddmTransition.cpp 16711935 false 56.917065 -8.420076 0.0 3.0 example/refine/RefineTestSync.cta 8421504 false 46.944675 -57.706375 0.0 4.0 ana/anaRegHide.h 65280 false -1.5044781 -28.316414 0.0 4.0 ana/anaRegInstrPrintAuto.h 65280 false 17.439383 -39.39149 0.0 2.0 ana/anaRegInstrPrintFlatModule.h 65280 false 56.144623 -25.599396 0.0 3.0 example/refine/RefineVar.cta 8421504 false 16.33348 48.045036 0.0 7.0 bdd/bddTransition.h 255 false 4.4427814 22.825706 0.0 5.0 example/refine/ToolCheck/missingSyncProblem.cta 8421504 false 17.27632 38.48332 0.0 3.0 ana/anaRegInstrPrintBddGraph.h 65280 false 25.817026 10.852006 0.0 1.0 ana/anaSection.h 65280 false -4.574255 -4.0364995 0.0 1.0 cta/cvrt2unix.sh 16711680 false -4.5542727 -4.0306706 0.0 1.0 cta/testrun 16711680 false -4.5298333 -4.0400534 0.0 1.0 cta/unistd.h 16711680 false -6.5002694 9.469106 0.0 6.0 ana/anaSecRefinement.h 65280 false 30.29479 -6.5173807 0.0 4.0 cta/utilProgress.h 16711680 false -26.279444 -5.501316 0.0 11.0 example/ddm/Fischer2.cta 8421504 false -29.194721 -4.3236017 0.0 6.0 example/ddm/Fischer3.cta 8421504 false -29.279541 -4.6065626 0.0 5.0 example/ddm/Fischer4.cta 8421504 false -28.095888 -4.29069 0.0 8.0 example/ddm/Fischer5.cta 8421504 false -27.290113 -3.8633482 0.0 2.0 example/ddm/Fischer5_1.cta 8421504 false -28.869522 -3.7557514 0.0 2.0 example/ddm/RailRoad.cta 8421504 false -19.604359 0.5942364 0.0 2.0 example/ddm/SteamBoiler.cta 8421504 false -28.837263 -3.8855274 0.0 3.0 example/ddm/WaterLevel.cta 8421504 false -28.32906 -3.827742 0.0 1.0 example/ddm/ray-understanding.cta 8421504 false -0.8038817 -23.503164 0.0 2.0 ana/anaRegInstrPrintCompletedModule.h 65280 false -11.739267 53.14601 0.0 3.0 regression/Cycletest1.cta.log 16776960 false -11.790251 53.071518 0.0 3.0 regression/Cycletest2.cta.log 16776960 false -11.717933 52.96642 0.0 3.0 regression/Cycletest3.cta.log 16776960 false -11.808806 52.874084 0.0 3.0 regression/ErrorState.cta.log 16776960 false -29.026539 -4.8593493 0.0 7.0 example/ddm/Fischer6.cta 8421504 false 43.231464 -8.851315 0.0 2.0 cta/FlexLexer.h 16711680 false 52.13016 -33.81772 0.0 1.0 cta/Regex.h 16711680 false 52.222443 -33.71663 0.0 1.0 cta/String.h.orig 16711680 false 52.159626 -33.751442 0.0 1.0 cta/ctaIntSet.cpp 16711680 false 58.921463 -45.639126 0.0 4.0 ddm/ddmTransition.h 16711935 false -7.023879 -22.96304 0.0 1.0 cta/utilGetOpt.c 16711680 false -7.069305 -22.945564 0.0 1.0 cta/utilGetOpt.h 16711680 false 46.71294 1.8510182 0.0 2.0 example/refine/FischerImplCheck.cta 8421504 false 9.499995 -26.9201 0.0 2.0 ana/anaRegInstrPrintRepr.h 65280 false 24.90763 20.872482 0.0 3.0 ana/anaRegInstrPrintReprSize.h 65280 false 56.718933 -51.155254 0.0 4.0 ddm/ddmState.h 16711935 false 18.812265 45.963512 0.0 10.0 bdd/bddSymTab.cpp 255 false -43.076714 13.688314 0.0 4.0 example/bdd/AND/AND8.cta 8421504 false -2.0515742 51.623245 0.0 2.0 regression/ErrorState.cta 16776960 false 18.479656 47.35669 0.0 3.0 bdd/bddExpression.cpp 255 false 18.988821 46.92741 0.0 3.0 bdd/bddExpression.h 255 false 59.83541 -53.015717 0.0 3.0 ddm/ddmIncidences.cpp 16711935 false 59.44584 -52.890152 0.0 3.0 ddm/ddmIncidences.h 16711935 false 60.613125 -54.908585 0.0 2.0 ddm/ddmMat.cpp 16711935 false 60.368427 -55.008766 0.0 2.0 ddm/ddmMat.h 16711935 false 59.726532 -53.695007 0.0 1.0 ddm/ddmObject.h 16711935 false 58.851357 -53.78756 0.0 3.0 ddm/ddmPoly.h 16711935 false 60.55183 -55.03495 0.0 2.0 ddm/ddmRCIPtr.h 16711935 false 60.675785 -55.22649 0.0 2.0 ddm/ddmRCObject.h 16711935 false 60.212025 -55.07847 0.0 2.0 ddm/ddmRCRegion.h 16711935 false 60.45273 -55.338547 0.0 2.0 ddm/ddmRays.h 16711935 false 59.32845 -53.232307 0.0 3.0 ddm/ddmTraces.cpp 16711935 false -21.22785 -29.849434 0.0 4.0 ddm/ddmVec.h 16711935 false -22.091269 -4.775553 0.0 2.0 example/ddm/Fischer5_woReset.cta 8421504 false -43.87241 13.236043 0.0 3.0 example/bdd/AND/AND16series.cta 8421504 false -43.81069 13.09793 0.0 3.0 example/bdd/AND/AND2.cta 8421504 false -44.46202 12.041571 0.0 1.0 example/bdd/AND/AND2rand1.cta 8421504 false -44.639015 11.995256 0.0 1.0 example/bdd/AND/AND2rand2.cta 8421504 false -42.636406 14.054032 0.0 4.0 example/bdd/AND/AND2series.cta 8421504 false -44.577724 12.018671 0.0 1.0 example/bdd/AND/AND3.cta 8421504 false -44.542377 11.995677 0.0 1.0 example/bdd/AND/AND3b.cta 8421504 false -44.63509 12.252721 0.0 1.0 example/bdd/AND/AND3bcount.cta 8421504 false -44.404358 12.066526 0.0 1.0 example/bdd/AND/AND3count.cta 8421504 false -44.50086 12.252592 0.0 1.0 example/bdd/AND/AND3flat.cta 8421504 false -44.306755 12.812912 0.0 2.0 example/bdd/AND/AND4.cta 8421504 false -44.336975 12.108281 0.0 1.0 example/bdd/AND/AND4b.cta 8421504 false -44.415 12.175848 0.0 1.0 example/bdd/AND/AND4bcount.cta 8421504 false -44.592224 11.957346 0.0 1.0 example/bdd/AND/AND4count.cta 8421504 false -44.641567 12.050139 0.0 1.0 example/bdd/AND/AND4flat.cta 8421504 false -44.11616 12.99074 0.0 2.0 example/bdd/AND/AND4series.cta 8421504 false -44.467075 12.224634 0.0 1.0 example/bdd/AND/AND5.cta 8421504 false -44.36334 12.090174 0.0 1.0 example/bdd/AND/AND5bcount.cta 8421504 false -44.442776 11.9342 0.0 1.0 example/bdd/AND/AND5cCount.cta 8421504 false -44.42933 12.059495 0.0 1.0 example/bdd/AND/AND5count.cta 8421504 false -44.47264 11.986513 0.0 1.0 example/bdd/AND/AND6.cta 8421504 false -44.647156 11.967261 0.0 1.0 example/bdd/AND/AND6count.cta 8421504 false -44.736645 11.953996 0.0 1.0 example/bdd/AND/AND7.cta 8421504 false -44.50368 11.943868 0.0 1.0 example/bdd/AND/AND7count.cta 8421504 false -44.42189 11.990474 0.0 1.0 example/bdd/AND/AND8count.cta 8421504 false -44.16785 12.857709 0.0 2.0 example/bdd/AND/AND8series.cta 8421504 false -33.257793 -15.788976 0.0 1.0 example/bdd/TwoState/TwoState10a.cta 8421504 false -33.257477 -15.99792 0.0 1.0 example/bdd/TwoState/TwoState10b.cta 8421504 false -33.17575 -15.961823 0.0 1.0 example/bdd/TwoState/TwoState11a.cta 8421504 false -33.28704 -15.799607 0.0 1.0 example/bdd/TwoState/TwoState11b.cta 8421504 false -33.12648 -15.924472 0.0 1.0 example/bdd/TwoState/TwoState12a.cta 8421504 false -32.820335 -13.065656 0.0 3.0 example/bdd/TwoState/TwoState16a.cta 8421504 false -33.175625 -15.991247 0.0 1.0 example/bdd/TwoState/TwoState32a.cta 8421504 false -33.237236 -15.958378 0.0 1.0 example/bdd/TwoState/TwoState5a.cta 8421504 false -33.174583 -15.797135 0.0 1.0 example/bdd/TwoState/TwoState5b.cta 8421504 false -33.143387 -15.962093 0.0 1.0 example/bdd/TwoState/TwoState64a.cta 8421504 false -34.71137 -10.407813 0.0 2.0 example/bdd/TwoState/TwoState6a.cta 8421504 false -33.312714 -15.86576 0.0 1.0 example/bdd/TwoState/TwoState6b.cta 8421504 false -33.15228 -15.790324 0.0 1.0 example/bdd/TwoState/TwoState7a.cta 8421504 false -33.134743 -15.802032 0.0 1.0 example/bdd/TwoState/TwoState7b.cta 8421504 false -32.588978 -16.126326 0.0 3.0 example/bdd/TwoState/TwoState8a.cta 8421504 false -26.73653 -26.864283 0.0 2.0 example/bdd/TwoState/TwoState8b.cta 8421504 false -33.123856 -15.888422 0.0 1.0 example/bdd/TwoState/TwoState9a.cta 8421504 false -33.114727 -15.851505 0.0 1.0 example/bdd/TwoState/TwoState9b.cta 8421504 false -33.278606 -15.833305 0.0 1.0 example/bdd/TwoState/TwoStateTest.txt 8421504 false -6.4913235 -5.4452043 0.0 4.0 example/bdd/CSMA-CD/CSMA.txt 8421504 false -20.03201 32.64733 0.0 2.0 example/refine/ToolCheck/test2.cta 8421504 false -20.119555 32.65109 0.0 2.0 example/refine/ToolCheck/test4.cta 8421504 false -17.38162 4.6155376 0.0 2.0 example/refine/ToolCheck/sharedVarProblem.cta 8421504 false -18.444345 30.871445 0.0 2.0 example/refine/ToolCheck/test1.cta 8421504 false -41.0278 -11.725728 0.0 20.0 example/Anlage/devModels/beltSystem2.cta 8421504 false -29.438778 -4.4884434 0.0 1.0 example/ddm/Fischer5_NotTrans.cta 8421504 false -3.567827 -8.053243 0.0 2.0 example/ddm/driftDeriv/Fischer2.cta 8421504 false -3.904506 -7.9244547 0.0 3.0 example/ddm/driftDeriv/Fischer3.cta 8421504 false -3.8109043 -8.023889 0.0 3.0 example/ddm/driftDeriv/Fischer4.cta 8421504 false -23.544905 -29.395733 0.0 1.0 example/bdd/TwoState/TwoState128.cta 8421504 false -23.570953 -29.411205 0.0 1.0 example/bdd/TwoState/TwoState256.cta 8421504 false -14.447409 26.724043 0.0 1.0 example/bdd/AND/AND16.cta 8421504 false -14.468585 26.693554 0.0 1.0 example/bdd/AND/AND16Full.cta 8421504 false -14.405573 26.595129 0.0 1.0 example/bdd/AND/AND16seriesFull.cta 8421504 false -25.435232 22.695562 0.0 2.0 example/bdd/AND/AND2Full.cta 8421504 false -14.405249 26.655952 0.0 1.0 example/bdd/AND/AND2min.cta 8421504 false -25.282738 22.784311 0.0 2.0 example/bdd/AND/AND2seriesFull.cta 8421504 false -14.52809 26.72093 0.0 1.0 example/bdd/AND/AND4Full.cta 8421504 false -14.476504 26.69426 0.0 1.0 example/bdd/AND/AND4seriesFull.cta 8421504 false -14.396206 26.697126 0.0 1.0 example/bdd/AND/AND8Full.cta 8421504 false -14.460568 26.599136 0.0 1.0 example/bdd/AND/AND8seriesFull.cta 8421504 false -22.613274 -18.232012 0.0 4.0 example/bdd/TokenRingFDDI/FDDI.txt 8421504 false -32.484276 -13.015198 0.0 1.0 example/bdd/TwoState/TwoState4a.cta 8421504 false -21.087967 -17.793095 0.0 2.0 example/Uppaal/TokenRingFDDI/verificationTimes.txt 8421504 false -34.54494 -6.9882226 0.0 1.0 example/bdd/TwoState/TwoState4aFull.cta 8421504 false -34.57234 -6.9677706 0.0 1.0 example/bdd/TwoState/TwoState6aFull.cta 8421504 false -34.538406 -6.8904366 0.0 1.0 example/bdd/TwoState/TwoState8aFull.cta 8421504 false -21.398443 -4.905757 0.0 2.0 example/ddm/Fischer5_Clock.cta 8421504 false -22.138323 -4.624901 0.0 2.0 example/ddm/Fischer5_withStart.cta 8421504 false -22.540216 -4.839728 0.0 1.0 example/ddm/NuclearReactor.cta 8421504 false -22.631973 -4.783072 0.0 1.0 example/ddm/NuclearReactor1.cta 8421504 false -22.528126 -4.790281 0.0 1.0 example/ddm/NuclearReactorMin.cta 8421504 false -3.2164237 -8.220894 0.0 1.0 example/ddm/driftDeriv/Fischer5.cta 8421504 false -3.2376218 -8.182039 0.0 1.0 example/ddm/driftDeriv/Fischer6.cta 8421504 false -19.26556 32.65201 0.0 1.0 example/refine/ToolCheck/test3.cta 8421504 false -19.343153 32.590084 0.0 1.0 example/refine/ToolCheck/test5.cta 8421504 false -10.58023 43.380775 0.0 3.0 regression/createlogfiles 16776960 false -10.585353 43.33983 0.0 3.0 regression/regressiontest 16776960 false -11.515589 52.379387 0.0 1.0 regression/Cycletest1.cta 16776960 false -11.438161 52.37076 0.0 1.0 regression/Cycletest2.cta 16776960 false -11.336794 52.461475 0.0 1.0 regression/Cycletest3.cta 16776960 false -11.427944 52.402935 0.0 1.0 regression/Railroad-dos.cta 16776960 false -11.49987 52.33769 0.0 1.0 regression/Signaltest1.cta 16776960 false -11.389275 52.4192 0.0 1.0 regression/Signaltest2.cta 16776960 false -11.441483 52.325993 0.0 1.0 regression/Signaltest3.cta 16776960 false